## **CLAIMS**

m
*- 1
ļ-b
9
*

What is claimed is:

and the state of t

2

4

5

6

- 1. A circuit to prevent contention in logic whose input derives from a scannable register, comprising:
- 3 (a) a register having a plurality of latches having an input signal;
  - (b) control logic also having the input signal which gates the input signal to the register so that the register may have only an allowed value; and
- 7 (c) a feedback wherein some or all of an output of the register are used to control the control logic.
- 1 2. The circuit of claim 1, wherein the allowed value is such that all the latches have a value of zero.

3. The circuit of claim 1, wherein the allowed value is such that only one 1 2 of the latches has a value of one.

4,

+2

-3

4

5

6

- 1 4. The circuit of claim 1, wherein the allowed value is such that all the 2 latches have a value of one.
- 5. The circuit of claim 1, wherein the allowed value is such that only one 1 of the latches has a value of zero. 2
- -1 6. The circuit of claim 1, wherein the control logic comprises an logical 12 AND function.
  - 7. The circuit of claim 1, wherein the logic in which to prevent contention is dynamic logic.
  - 8. A method to perform a scan test, the method comprising the steps of:
    - determining acceptable bit values to be scanned into a register (a) that will prevent simultaneous switching;
    - (b) determining if a scan function is occurring;
  - determining if any sequence of bits to be scanned into the (c) register of latches is not an acceptable value;
  - gating the sequence of bits to be scanned into the register; 7 (d)
- scanning in an acceptable value into the register; 8 (e)
- providing feedback of the bit values in the register; 9 (f)
- comparing the bit values in the register to the next bit to be 10 (g) scanned in; and 11
- preventing the next bit from being scanned into the register if it (h) 12 is not an acceptable value. 13

1	9.	An apparatus for scan test, comprising:		
2		(a)	means to scan in bit values for a scan test into a register;	
3		(b)	means to determine if any of the bit values in a register will	
4			result in a scan test error;	
5		(c)	means to determine the bit values in the register during a scan	
6			test;	
7		(d)	means to provide feedback of the bit values in the register to the	
8			scan in means;	
19		(e)	means to block admission of a next bit value into the register if	
			the next bit value will result in a scan test error.	
			ethod for scan testing a register, comprising the steps of:	
<sup>1</sup> 2		(a)	ensuring the insertion of a "hot one" bit value into the register of	
3			n latches only every nth clock cycle.	
	11.	A method for scan testing a register, comprising the steps of:		
‡ <u> </u> 2		(a)	ensuring the insertion of a "cold zero" bit value into the register	
.3			of n latches only every nth clock cycle	